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Low-Frequency Noise Reduction Using In-Pixel
Chopping To Enhance The Dynamic Range of a
CMOS Image Sensor.
Kapil Jainwal, Member IEEE
Abstract— In this paper, a low-noise CMOS image sensor with
enhanced dynamic range (DR), using an in-pixel chopping tech-
nique, is presented. The proposed in-pixel chopping technique
is used to reduce the low-frequency or 1/f noise of the source
follower (SF) in an active pixel sensor (APS), which is a major
component of the temporal noise. A conventional 3T active pixel,
with n-well/p-sub photodiode (PD), is modified to implement a
chopper inside a pixel. A single minimum sized nMOS transistor
is used in each pixel, without much compromising in the fill-
factor (FF). Using chopping action the low-frequency noise of
the source follower is modulated to the chopping frequency (fch)
which is much higher than the maximum frequency of the input
signal frequency band. The up-converted low-frequency noise
is eliminated using a column level low-pass filter (LPF), in the
later stage. The reduction in the temporal noise also results in an
enhanced dynamic range of the image sensor. In addition, the
readout consists of a column level high gain chopper amplifier
also reduces the non-linearity of the source follower. To validate
the proposed technqiue a prototype sensor, consists of a 128×128
sized pixel array with in-pixel chopping and column level read-
out circuitry, is fabricated in AMS 0.35 µm CMOS OPTO
process. The pixel pitch is 10.5 µm (horizontal and vertical both)
with a fill-factor of around 30%. The temporal noise is measured
as 280 µVrms at the chopping frequency (fch) of 8 MHz, which
shows a reduction in the noise power by 11 dB. Due to reduced
noise floor the dynamic range is enhanced from 65 dB to 76 dB,
using the proposed technique.
Index Terms—Low-frequency noise, 1/f noise, chopper ampli-
fier, CMOS image sensors, dynamic range.
I. INTRODUCTION
IN the recent development of digital imaging systems,CMOS image sensors have replaced charged-coupled-
devices (CCDs) in many fields, due to low-power consump-
tion, easy on-chip integration of transistors and photo-sensors,
low-cost fabrication and ease to implement complex func-
tionality. However, the high noise is a major bottleneck in
the imaging performance of a CMOS image sensor. High
dynamic range (DR), which is one of the primary performance
defining parameters for a CMOS image sensor, is limited by
a limited output swing and high noise. The primary sources
of noise in an active pixel sensor (APS) of a CMOS imager
are the thermal noise from the switches and the low-frequency
1/f noise from the source follower (SF). The thermal noise
from the reset switch of the pixel can efficiently be reduced
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using correlated double sampling (CDS) [1]–[4] . The low-
frequency or 1/f noise of the SF remains as a major source
of noise in an active pixel. The 1/f noise is usually caused
by random trapping and detrapping of charge carriers into
the unsaturated energy states or dangling bonds, present at
the gate Si-SiO2 interface. This causes the discrete fluctuation
of the conducting current or the threshold voltage. This low-
frequency noise phenomenon is temporal in nature and due
to blinking behavior, it is very much visible to human eyes.
The 1/f noise power spectral density (PSD) decreases with
increases in the area of a transistor, thus, it severely affects
the quality of an image captured from an imager fabricated in
sub-micron deeper technology levels.
Bloom and Nemirovsky [5] have introduced the 1/f noise
reduction technique based on cycling a MOS transistor be-
tween strong inversion and accumulation region. The switch-
ing technique is further investigated, modeled and verified
by several researchers [6]–[8]. This technique is commonly
used in many systems like phase locked loop (PLL), in which
switching is used to reduce the phase noise of a voltage
controlled oscillator (VCO). In [9], [10] the switching of MOS
transistor is shown to reduce the 1/f noise in APS using
shared source followers among the pixels. However, in this
technique, the noise reduction is limited by the number of
shared source followers.
Recently reported imagers are using correlated multiple
sampling (CMS) with high column-level gain [11], [12] in
read-out chain along with BSF as buffer [13]–[15] or p-MOS
amplifier [16] which exhibits lower dark random noise and
achieved input referred noise below one electron. In [17] a
thin oxide pMOS transistor for pixel- level buffering of the
sense node voltage, instead of conventional thick-oxide nMOS
transistor. A thin oxide pMOS transistor exhibits a reduced
1/f noise and the sensor obtained a sub-electron level input
referred noise.
The use of pMOS transistor reduces the fill-factor of the
pixel. A buried channel source follower (BSF) instead of
surface-mode nMOS transistor as in-pixel buffer reduces the
dark random noise. In BSF the low-frequency noise reduction
occurs due to the conduction of the charge carriers away from
the Si-SiO2 interface. This prevents the interaction of mobile
charge carriers with defect states and eventually decreases
the random conduction. The negative threshold voltage of
berried channel transistor which helps in the output swing
improvement. However, the output swing improvement could
lead to the higher temporal noise and image lag. Thus,
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Fig. 1. Block diagram for in-pixel chopping.
there is a trade-off between exists between the reduction in
noise and output swing enhancement. A buried channel SF
and thin oxide pMOS both techniques required device level
modifications and thus, would increase the cost of the sensor.
Auto-zeroing (AZ), a sampling-based technique, is also used
for 1/f noise reduction [4], [18]. The AZ works as a high-pass
filter and thus, reduces the low-frequency noise. However, due
to the sampling action involved in AZ the thermal noise floor
(a wide-band noise) increases due to aliasing. Thus, the low-
frequency noise reduction comes at the cost of thermal noise.
CDS, which is a special case of AZ is used in image sensors
for 1/f noise reduction, however, the reduction depends on the
sampling frequency of the CDS and is only effective when the
sampled noise components are correlated [1]–[4].
Chopping [4], [18]–[23] is one the most popular techniques
used for the 1/f noise reduction. The chopping is based on
modulation in which the low-frequency noise is up-converted
to the chopping frequency (fch) far beyond the frequency
band of interest. Chopping needs extra switches and would
hamper the fill-factor of the pixel and thus has never been
used in a pixel. In this work, a novel technique is presented
to implement chopping inside a conventional 3T pixel. One
switch and a signal line per pixel are additionally used to
modify conventional 3T pixel, to implement in-pixel chopping,
which hampers the fill-factors on the pixel in the least amount.
The low-frequency noise reduction does not depends on the
size of the transistor and thus, a minimum sized SF is used in
the pixel, which compensates the increase in the fill-factor due
to additional switch. It is shown later that the low-frequency
noise power reduces by around 11 dB, as compared to a
conventional 3T APS without chopping (and only employed
with double sampling (DS)). Consequently the dynamic range
of the imager enhances from 65 dB to 76 dB.
The rest of the paper is organized as follows: Imager system
including the in-pixel chopping implementation is described
in section II. In section III analysis of the effect of chopping
on thermal and low-frequency noise is explained. Prototype
sensor overview along with measurement results are presented
in section IV. Along with a performance comparison of the
proposed imager with other recently reported works, the paper
is concluded in section V.
II. SYSTEM DESIGN
A. Block Diagram
The basic building block of the proposed in-pixel chopping
is shown in Fig. 1. The photodiode (PD) output signal is
modulated to the chopping frequency (fch) using the first
chopper (CH I) before being buffered by the SF. The output of
the SF is fed to the input of the amplifier stage I (AMP I). The
output of the AMP I is composed of the amplified modulated
PD signal, amplified low-frequency noise from the SF, and
the noise and output offset of the AMP I. The output of the
AMP I is chopped again using the second chopper (CH II).
The AMP I and the CH II are placed in the column and does
not affect the fill-factor of the pixel. The CH II demodulates
the PD signal to its original baseband frequency whereas,
modulates the low-frequency noise of the SF and AMP I,
and amplifier offset voltage to fch. After CH II the signals
are further amplified by the amplifier stage II (AMP II). The
output of the AMP II is fed back to the other input of CH I
to complete the closed loop unity gain feedback configuration.
During chopping action ripples are generated in the output due
to clock feed-through of the overlapping capacitance present
between drain and gate of the switching transistor [24]. A
low-pass filter (LPF) followed by CH II suppresses the up-
modulated offset and 1/f noise and also blocks the spikes or
ripples in the output. [25], [26] This low-pass filter is placed
in the column of the CMOS image sensor, which does not
affect the fill factor of the pixel. The modified pixel read-out
helps in achieving the functionality as well as a reduction in
the low-frequency noise.
B. Circuit Design
The circuit diagram for the in-pixel chopping in active pixel
sensor of a CMOS imager is shown in Fig. 2. The two pixels
A and B consist of photodiodes PDA, PDB , chopper switches
S1, S3 (of CH I), select switches SelA, SelB , and source
followers SFA, SFB . The remaining two switches S2, S4 of
CH I, AMP I, CH II (switches S5-S8), AMP II, a low-pass
filter, and a double sampling circuit are placed in column
level read-out circuits. At the onset, the photodiodes of PixelA
and PixelB are reset to Vrst using RST switch. Light is then
integrated on the photodiodes. After the integration time, the
photodiode output signals VPD,A and VPD,B are modulated
to chopping frequency fch using switches S1-S4 of CH I. The
non-overlapping clock signals φ and φ’ run at the fundamental
chopping frequency fch. During readout, PixelA and PixelB
are selected together using the select signal SEL at the input of
switches SelA and SelB . The row decoder of the imager selects
two rows at a time for simultaneous selection of two adjacent
pixels in the column. The SF output of PixelA and PixelB are
amplified using AMP I. The AMP I is realized using a folded
cascode differential input differential output amplifier.
The clock signal φ turns the switches S1, S4 and S5, S8 ON
for a time interval t1 and the clock signal φ’ turns the switches
S2, S3 and S6, S7 ON, for t2 (t1 and t2 are non-overlapping
and equal time intervals). After modulation of the photodiode
signals VPD,A and VPD,B through CH I and buffered by the
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SF, the input of the AMP I can be given as
VSF,A = VPD,A(t1) + Vout(t2) +Nsf,A,
VSF,B = VPD,B(t2) + Vout(t1) +Nsf,B,
(1)
where Nsf,A and Nsf,B are the low-frequency noise from
SFA and SFB , respectively. The notation of VPD,A(t1) is
chosen to denote the signal VPD,A during t1 time interval
and also applicable to similar terms. In the next stage the
output of AMP I is chopped using CH II, which demodulates
the photodiode signal to the baseband and modulate the offset
and low-frequency noise to fch. CH II consists of switches S5-
S8 operated on same non-overlapping clocks φ and φ’. The
differential output of the CH II is amplified by single-ended
difference amplifier AMP II. The output of AMP II is fed back
to the PixelA and PixelB to close the loop. Thus, AMP I and
II both are required to form a closed loop unity gain system.
If AMP I and AMP II has a voltage gain of A1 and A2,
offset of Vof1 and Vof2, low-frequency noise of NAm1 and
NAm2, respectively, the output signal Vout is expressed as
Vout = [VPD,A(t1)] + VPD,B(t2)] + [Nsf,A(t1)−Nsf,A(t2)]
−[Nsf,B(t1)−Nsf,B(t2)] + NAm1(t1)−NAm1(t2)
A1
+
Vof1(t1)− Vof1(t2)
A1
+
N2 + Voff2
2A1A2
.
(2)
If the small signal voltage gain values A1 and A2 are very
high, then only the photodiode signals VPD,A and VPD,B
along with 1/f noise from the source followers dominate and
the output signal Vout can be simplified as
Vout ≈ [VPD,A(t1) + VPD,B(t2)]
+ [Nsf,A(t1)−Nsf,A(t2)]− [Nsf,B(t1)−Nsf,B(t2)].
(3)
In (2) and (3), it is assumed that the chopping frequency
is much higher than the low-frequency noise corner frequency
and the noise pairs like Nsf,A(t1) and Nsf,A(t2) are correlated
due to high fch [6], [10]. To suppress the overall input referred
noise and offset at the output (from the amplifier stages), a
two-stage high gain amplifier is used. The amplifier unity gain-
bandwidth is 42 MHz with a phase margin is greater than 650
and with a maximum power consumption of 526 µW (160
µA bias current and 3.3 V supply voltage). The first stage
of the opamp is a differential input/differential output folded
cascode amplifier (AMP I with small signal volt. gain of 65
dB), which is followed by a difference amplifier with a single-
ended output (AMP II with small signal volt. gain of 40 dB)
to achieve an overall gain of 105 dB.
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Fig. 4. (a) Conventional rolling shutter (b) proposed readout. Pixels of RowXA and RowXB are reset during the time interval Tr,X . After a variable charge
integration time, the output signal of all pixels of RowXA and RowXB are sampled and stored on column level capacitors during TSG,X . RowXA and
RowXB are reset again and sampled and stored on column level capacitors during TR,X . RowXA and RowXB are read-out during RDXA and RDXB ,
respectively, (c) Timing diagram of a frame read-out for the imager based on proposed technique, and (d) Timing diagram of RowXA and RowXB read-out.
The output signal Vout is continuous and composed of
PixelA output for time duration t1 and PixelB output for
time duration t2, periodically. The switches used for chopping
introduces ripples at the output. These ripples are generated
due to clock feed-through of the overlapping capacitance
present between the drain and gate of the switching transistors.
A switched capacitor low-pass filter is used to block the ripples
present in the output signal [25].
As the dynamic range (DR) of an active pixel sensor is
defined as the ratio between the saturation and random noise
floor, thus, can be given as:
DR = 10 · log
(
Nsat
ndrn
)
, (4)
where Nsat is the saturation level signal of the pixel and ndrn
is the pixel dark random noise. As the proposed technique
reduces the random noise, thus, it also enhances the DR of
the image sensor. The photodiode signal gets buffered through
a chopper amplifier including SF, high gain amplifier stage I
and II (configured in closed loop with unity gain) and the final
output is fed back to one of the inputs of first chopper CH
I. Hence, the continuous output of the closed-loop chopper
amplifier is virtually short with the photodiode output node.
The high gain of the amplifier (105 dB) makes the output
follow the photodiode node linearly for a wide range of light
integration, increasing the output swing and dynamic range.
C. Imager Read-out Operation
The architecture of the image sensor using the proposed
technique is shown in Fig. 3. As the in-pixel chopping is
applied to the conventional 3T pixel, the read-out is, therefore,
very similar to a 3T pixel architecture which is progressive
in nature. In the proposed technique the read-out is based
on conventional rolling shutter mode. The conventional and
proposed read-out mode is shown in Fig. 4(b) and (c), re-
spectively. However, in the proposed architecture instead of a
single row, two adjacent rows, RowXA and RowXB (X is used
to denote the row number, for example, Row1A and Row1B)
are selected together for readout. Charge integration on photo-
diode, charge to voltage conversion, chopping/de-chopping of
the photodiode signal, signal due to light/reset level sample
and hold, double sampling (DS) and low-frequency noise
filtering are carried out on the pixel pairs (i.e. Pixel0A-Pixel0B,
Pixel1A-Pixel1B , Pixel2A-Pixel2B .....) for RowXA and RowXB
together. These operations on each pair of the pixels of the
selected rows (RowXA and RowXB) are carried out in parallel
using column level circuit. The timing diagram of the proposed
in-pixel chopping architecture, as shown in Fig. 4(d) and (e).
The double sampling circuit is modified to sample and hold
the reset and signal of the pixel pair of adjacent rows, as
shown in Fig. 2. During the reset phase RowXA and RowXB
are reset and after a variable charge integration or exposure
time the signals from PixelA and PixelB are sampled on
sampling capacitors CSG,A and CSG,B , respectively. Then,
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RowXA and RowXB are reset again and the reset levels
of PixelA and PixelB are sampled on the reset capacitors
CRST,A and CRST,B . Switch S/HRST,A and S/HRST,B are
ON for repetitive and non-overlapping time intervals t1 and t2,
respectively, sampling the reset levels, while, switch S/HSG,A
and S/HSG,B are ON similarly, sampling the output signals.
This sampling is performed on all pixel pairs of the RowA and
RowB , simultaneously using column level sample and hold
circuit. After storage of the reset level and output signals, delta
differential sampling (DDS) is performed to cancel the pixel
level fixed pattern noise (FPN).
However, during the double sampling, the sampled kT/C
noise components of the reset switch are non-correlated as
they come from two different reset phases, Thus, instead
of elimination, DDS eventually increases the thermal noise,
which is a well-known limitation of 3T pixel readout.
III. LOW-FREQUENCY NOISE REDUCTION USING
CHOPPER STABILIZATION TECHNIQUE
The chopper stabilization technique was introduced to
implement ac coupled amplifier with high precision low-
frequency gain. The chopping technique does not involve the
sampling of the input signal, but rather it up-convert the signal
to the chopping frequency and then down-convert it back
to the baseband. In the chopper stabilization technique the
continuous time input signal Vin, is multiplied with m(t), a
train of square-wave pulses with the fundamental frequency
of fch = 1/Tp, where Tp is the time period of m(t). The input-
referred noise of the source follower followed by the amplifier
(without chopping) can be given as [4]:
SN(f)
2 = S0 ·
(
1 +
fc
|f |
)
· 1[
1 +
(
f
f0
)2] , (5)
where S0 denotes the white noise component, f0 is the cut-
off frequency or the dominant pole of the amplifier, and fc
represents the corner frequency of the 1/f noise, which is the
value of frequency at which the flicker noise PSD becomes
equal to the thermal or white noise. In this technique, the
input signal is first chopped alone and gets modulated to the
odd harmonics of the signal m(t). After processed by SF
and amplifier, it gets chopped again and demodulated to the
base-band. In this process, the noise of the SF and amplifier
is chopped only once and get transposed to the to the odd
harmonics of the signal m(t). Thus, the chopped noise PSD
can be given as [ [4]],
SCN(f) =
(
2
pi
)2 ∞∑
n(odd)=−∞
1
n2
· SN(f) ·
(
f − n
T
)
, (6)
If the chopping frequency of much higher than the limit of
base-band and also the cut-off frequency of the amplifier
(f0) is much higher than the chopping frequency, the white
noise component of the chopped noise PSD (with the Nyquist
criteria 2|f | > fch) can be approximated as :
SCN-white(f) = SCN-white(f = 0) = S0 ·
[
1−
tanh
(
pi
2 f0Tp
)
pi
2 f0Tp
]
(7)
If the cut-off frequency of the amplifier (f0) is also much
higher than the chopping frequency, thus, for f0Tp >> 1, the
expression can further be approximated as:
SCN-white(f) ≈ S0 (8)
For the low-frequency noise reduction using auto-zeroing
which, involves in the sampling of the input signal and
introduces aliasing of the signal in-band white noise. Hence,
baseband noise PSD increases with the increase in the ratio
of noise BW and sampling frequency. However, (6) indicates
that the chopping technique does not increase the white noise
at all and for f0Tp >> 1 the white noise PSD tends to the
value of original white noise without chopping.
The effect of chopping on low-frequency noise and sys-
tematic offset of the amplifier can be analyzed as follows:
For f0 >> fch, the input noise PSD of chopper can be
approximated as [4]:
SN−1/f (f) = S0 ·
(
fc
|f |
)
=
fcTp
|fTp| , (9)
With the above approximation it can be analyzed that the low-
frequency pole from the 1/f noise component of (6), is shifted
to fch and to its odd harmonics. Further, the chopped 1/f noise
PSD inside the signal frequency band can be approximated as:
SCN-1/f(f) ≈ KS0fcTp. (10)
where K is approximately 0.852 for above-mentioned ap-
proximations. Thus, the resultant total input referred baseband
chopped noise can be given as:
SCN(f) ≈ S0(1 +KfcTp). for |fTp| ≤ 0.5 and f0Tp >> 1.
(11)
Thus, the resultant baseband noise PSD after chopping is
approximately the white noise PSD if chopping frequency is
chosen as much higher then the corner frequency.
IV. SENSOR OVERVIEW AND MEASUREMENT RESULTS
The prototype image sensor consists of an array of 128×128
modified 3T-pixels with chopping, column level read-out cir-
cuitry including a chopper amplifier with low-pass filter and a
modified double sampling circuit, chip level row and column
decoders, and input/output buffers. The sensor is fabricated in
AMS 0.35 µm CMOS OPTO process. The micro-photograph
of the sensor and the layout of a pixel pair are shown in
Fig. 5(a) and (b), respectively. The modified 3T pixel with a
chopper inside is laid out at the pitch of 10.5 µm (horizontal
and vertical both) with 30% fill-factor (FF). For sensing the
ambient light signal an n-well/p-sub photodiode is used, which
is cost effective in terms of fabrication, as compared to a
pinned-photodiode (PPD). All transistors inside the pixel and
choppers are nMOS transistors with minimum dimensions
(width of 0.4 µm and length of 0.35 µm) to maintain the
fill-factor.
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Fig. 5. (a) Chip micro-photograph, (b) 2×1 Pixel array layout, and (c) Measurement setup.
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Fig. 8. Test images taken at a variable integration time from 100 µs to 2 ms and a fixed illumination of around 300 lux to show the response of the imager.
To test the complete imager, an off-chip 14-bit analog-to-
digital converter (AD9822) with a 2-volt output swing, is used
to convert an analog output into a digital output. Out of 14 bits,
first 12 bits from MSB, are used for measurements. A frame-
grabber (NI PCI-1424) and a PC are used for processing of
the digital data. All external control signals/clocks for all the
on-chip and off-chip circuitry are generated using an FPGA
(Altera EPIC3T144C8).
A. Low-Frequency Noise Measurement
The measurement setup for the low-frequency noise is
shown in Fig. 5(c), which is similar to that reported in [8],
[10], [27]. The low noise voltage preamplifier (SR560) is used
to amplify the noise power of the DUT. The input referred
noise of the voltage preamplifier is as low as 4 nV/
√
Hz,
which makes it quite suitable for precise noise measurement.
After amplified by the voltage preamplifier, the noise voltage
is analyzed using Dynamic Signal Analyzer (DSA - SR785).
The DSA plots the Fourier transform of the noise voltage
signal from the pre-amplifier. The input referred noise of the
SR785 inputs is about 10 nVrms/
√
Hz. The input referred noise
of the analog-to-digital converter (ADC) in SR785 is about
300 nVrms/
√
Hz (referenced to a full scale of 1 Vpk)
If the thermal noise components from reset switch come
from the same reset phase, they can be eliminated from
the output by subtraction using double sampling circuit. The
double sampling circuit acts as a high-pass filter for the low-
frequency noise. Thus, along with the thermal noise, it can also
reduce the fixed pattern noise (FPN) and low-frequency noise.
However, the reduction in the low-frequency noise power
depends on the sample-to-sample time period (ts) [17], [18].
The transfer function of the double sampling is given by [28]:
|HCDS(f)|2 = 2− 2 · cos(2pifts). (12)
A higher rejection in the low-frequency noise can be achieved
by keeping ts smaller because of correlation between sam-
pled noise components. For ts = 0 the all sampled noise
components are correlated and thus, the subtraction results in
complete elimination of the noise. While, for ts = ∞, the
resultant noise is equal to the quadrature sum of the sampled
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(a) without chopping
(b) with chopping
Fig. 9. Test images under no ambiance light (a) without and (b) with in-pixel
chopping.
noise components, for either uncorrelated noise samples are
added or subtracted.
The present technique does not have this limitation and to
prove its effectiveness, the noise PSDs have been measured at
the output of the pixel after processed by DS circuit with and
without chopping, and then the comparison of the measured
noise power is reported. During measurements, the sample-
to-sample time period is kept as 32 µs, and both signal and
reset levels are sampled in a pulse-width of 16 µs. Thus, each
sampling pulse includes a total of 64 and 128 chopping pulses
for fch = 4 MHz and 8 MHz, respectively. The measured noise
PSD curves for varying fch in shorter sampling frequency
span of 100 Hz, 800 Hz, and in a longer span of 50 kHz, are
shown in Fig. 6 (a), (b), and (c), respectively. For each span,
the noise PSD of the pixel after double sampling is shown,
without chopping and with in-pixel chopping for fch equal
to 4 MHz and 8 MHz. To improve the accuracy, each noise
PSD curve is plotted after taking an RMS average of 1000
measured samples.
As shown in the Fig. 6 (b) the 1/f corner frequency which
is around 20 kHz without chopping (with DS), shifts to around
1.1 kHz with chopping and DS. The integrated noise power
from 1 Hz to 20 kHz (thermal noise floor reaches around 20
kHz) at the output after DS without chopping is -60.15 dB
(noise in volts = 982.3 µVRMS). With DS and chopping the
integrated noise power reduces to -73.47 dB (212 µVRMS)
and -74.37 dB (191.2 µVRMS) for fch= 4 MHz and 8 MHz,
respectively, which shows the noise power reduction of 13.31
dB and 14.22 dB, respectively. The spot noise power at 1 Hz
sampling frequency without chopping (with DS) is -81 dB
(7.94 nV2RMS /Hz) and with chopping and DS is -88 dB (1.58
nV2RMS /Hz) and -90.1 dB (0.977 nV
2
RMS /Hz) for fch = 4
MHz and 8 MHz, respectively, as shown in Fig. 6 (a). For the
total integrated noise power in the frequency band from 1 Hz
to 20 kHz, the equivalent noise bandwidth (ENBW) is 121 Hz
with DS and without chopping, which reduces to 28.35 Hz for
fch = 4 MHz and to 36.5 Hz for fch = 8 MHz with chopping
and DS, which is shown in the Fig. 6 (a).
TABLE I
PERFORMANCE CHARACTERISTICS OF THE REPORTED CMOS IMAGE
SENSOR
Parameter Performance
Technology 0.35 µm AMS 2P4M CMOS OPTO
Power supply 3.3 V (analog/digital)
Chip size 3.3 mm x 2.0 mm
Array size 128×128
Photo-detector n-well/p-sub photodiode
Pixel architecture Modified 3T APS
Transistors per pixel 4
Pixel pitch 10.5 µm (V) & 10.5 µm (H)
Fill-Factor 29.5 %
Full Well Capacity 88 ke−
Lens (used for focusing) F#1.4/16 mm focal length
Frame-rate 30 fps
Chopping frequency (fch) 4 MHz and 8 MHz
Fixed pattern noise 4 to 5%
Sensitivity 2.5 V/lx-s
Output signal swing 1.9 V
Conversion gain 19.75 µV/e−
Random noise 280 µVRMS (fch = 8 MHz)
Dynamic range (w/o chopping) 65 dB
Dynamic range (with chopping) 76 dB
ADC resolution (off-chip) 12-bit
Saturation level 3800 DN
Dark Current 930 µV/s
B. Statistically Measured Temporal Noise using PTC Method
The dark random noise of the proposed image sensor is also
calculated statistically using the photon-transfer-curve method
[28]. The analog output of the pixel after double sampling is
converted into the digital number (DN) by using the upper
12-bits of a 14-bit off-chip ADC. To obtain the PTC of the
image sensor, the standard deviation (SD) is plotted against
the output signal from 128×128 pixels. For PTC calculation,
an average of 100 frames has been taken before calculating
the SD of pixel outputs.
To calculate the dark random noise, the sensor was kept in
dark room, exposed with no external light input, at normal
room temperature, and without any optical filter. The photon-
transfer-curve (PTC) is calculated by the variance of the
measured output of 128×128 pixels, which are uniformly
illuminated, with an LED source with a variable voltage
source, using an integrating sphere. For remaining part of the
PTC each pixel of the image was illuminated with constant
uniform light of 650-lux, and to obtain the variable output
signal, the integration time was made variable ranging from
50 µs to 2 ms. The variation of the pixel output (after double
sampling) with respect to the integration time at a given
intensity level is shown in Fig. 11. The sensitivity is calculated
as 2.5 V/lx-s, from the slope of the curve. The gain of the SF
with chopper amplifier configured in unity feed-back is almost
1. During measurements, internal gain of the ADC was also
kept as unity.
To calculate the random noise, the standard deviation of an
averaged frame under no light condition is measured without
and with the in-pixel chopping. The fixed pattern noise or
offset correction is done by the dark frame subtraction. To
show the reduced variance, the output of pixels (after double
sampling) is without and with in-pixel chopping is plotted
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TABLE II
PERFORMANCE COMPARISON OF RECENTLY REPORTED CMOS IMAGE SENSORS WITH NOISE REDUCTION TECHNIQUES.
Noise Reduction Technique
pMOS Common
Source Pixel
Amplifier
Burried Channel
nMOS SF, Multiple
Sampling with
SSADC
Thin Oxide pMOS
SF
Correlated Multiple
sampling (CMS)
In-pixel Chopping
Reference and Year ISSCC [16] - 2011 ISSCC [14] - 2012 TED [17] - 2016
Sensors J. [15] -
2012
This work
Technology 180 nm - CIS 180 nm - CIS 180 nm - CIS 180 nm - CIS 350 nm - CMOS
Array size 256×256 128×196 -NA- 7×2 128×128
Pixel pitch [µm] 11 10 7.5 10 10.5
Fill-Factor [%] 50 -NA- 66 -NA- 30
Conversion Gain [µVRMS/e
−] 300 45 185 45 19.5
Pixel Architecture 4T APS 4T APS 4T APS 4T APS Modified 3T APS
Photo detector PPD PPD PPD PPD n-well/p-sub PD
Temporal noise [µVRMS] 258 31.5 74 127 280
Dynamic Range [dB] 90 -NA- -NA- -NA- 76
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Fig. 10. The digital output (in digital number or DN) of each pixel in a frame of 128×128 pixels after double sampling in a frame (average of 100 frames),
(after subtracting the dark frame) to show the statistical variation (a) without chopping, (b) with both chopping.
in Fig. 10 (a) and (b), respectively. The resultant standard
deviation (random noise) of the output data without chopping
(with DS) is 2.1 LSB, which reduces to 0.6 LSB with chopping
and DS. The test image of a 128×128 pixel array (after dark
frame subtraction) is shown in Fig. 9. The upper 64 and lower
64 rows (× 128 columns) are showing the output of pixels
(after double sampling) without and with in-pixel chopping,
respectively. The reduction in the variation in the output can
easily be concluded from the test image shown in Fig. 9. The
output in DN of all the pixels is plotted in Fig. 10 and it is
evident from the comparison that the variation in the output
after double sampling is lesser among the pixels with in-pixel
chopping as compared to the case without chopping.
C. Dynamic Range
The dynamic range is also calculated using the PTC method.
As mentioned to obtained the PTC, the sensor exposed uni-
formly with the light input provided by an LED and intensity
was kept constant at 650 lux, while integration time was
made variable using the clocks generated by an FPGA. The
variance and mean value are extracted from an average of
100 images for each integration time. The resultant standard
deviation (random noise) in the dark of the output data without
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Fig. 11. The photo-response of the APS with in-pixel chopping under variable
integration time and fixed uniform illumination of 650 lux.
chopping (with DS) is 2.1 DN, which reduces to 0.6 DN with
chopping and DS. While, for both the cases the variance starts
decreasing around mean output value of around 3800 DN or
approximately 1.85 V, due to the readout circuit saturation.
Thus, the resultant DR, using IV-C, is calculated as 65 dB
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without chopping (and with double sampling) which, enhances
to 76 dB by using chopping along with double sampling. To
demonstrate the dynamic range test images, shown in Fig.
8, taken from the prototype image sensor under fixed light
exposure and variable integration time from 100 µs to 1.2 ms.
By estimating the slope factor in the linear part of the PTC
is used to calculate the conversion of the image sensor which
comes around 19.5 µV/e−, with the unity gain of the readout
chain. As the saturation level of the PTC curve arrives around
1.85 V, the full well capacity (FWC) is about 88 ke−.
D. Dark Current
To measure the dark current, the prototype sensor was kept
in dark chamber, covered with a flap, to make sure no incident
light. The measurement is performed at room temperature
around 27oC, with variable integration time. The read-out
chain gain was kept as unity. The output signal of each pixel of
the image sensor is measured for the integration time varying
from 1 ms to 100 s. A slope of the linear region of the
curve between the output and integration time of each pixel is
measured and an average of all slopes is taken. A value of the
averaged slope reflects the dark current of the image sensor,
which is calculated as 930 µV/s. As the integration time is
very small during imaging applications, this value of the dark
current is quite negligible as compared to the measured read
noise floor.
V. DISCUSSION AND CONCLUSION
The chopper stabilization reduces the noise by modulation
and without aliasing of the white noise. The in-pixel chopping
is realized using an additional switch in to a conventional 3T
pixel and used to reduce the low-frequency noise of the source
follower. Using the technique a reduction of 11 dB, in the
integrated noise power, is obtained. The measured parameters
of the proposed imager are summarized in the table I while,
the performance comparison of this work with other recently
proposed imagers is shown in table II. As shown in the table
II, the input-referred temporal noise in the proposed work is
quite comparable to the other image sensors. The imager in
this work is employed with an n-well/p-sub photodiode which
is inherently more noisy but rather more cheap in the cost,
as compared to the pinned photodiode (PPD). The proposed
technique reduces the input referred temporal noise from 1.1
mVRMS to 280 µVRMS. It is noted that the reported noise is
also containing the thermal noise, low-frequency noise, and
quantization noise (LSB/
√
12) components of the external
ADC. In addition, this technique is applied to the 3T pixel
and the conventional 3T pixel read-out increases the thermal
noise rather than cancel it. However, in a 4T pixel with a
pinned photodiode a true CDS can be implemented to cancel
the thermal noise component of the reset switch. Thus, it can
be claimed that using the proposed technique a comparable
performance has been achieved with a lower cost technology
with the proposed sensor.
By obtaining a reduced temporal noise, the dynamic range
of the image sensor also enhanced from 65 dB to 76 dB,
which eventually improves the quality of the image. As the
noise reduction using the proposed technique does not depend
on the size of the transistor, a minimum sized SF is used in the
APS as a voltage buffer. Choice of an SF with minimum area
partially compensate for the increase in the fill-factor due to an
additional in-pixel switch. And the low-frequency noise of the
minimum sized SF is reduced using in-pixel chopping. To
implement the chopper stabilization, the additional circuitry
which includes a high gain chopper amplifier and a low-
pass filter is required in each column. These extra column
level blocks does not affect the pixel fill-factor but rather,
increases the overall power consumption of the image sensor.
A lower power consumption can be achieved by compromising
the bandwidth of the amplifier, however, it will restrict the
maximum value of the chopping frequency.
In this work, the proposed in-pixel chopping technique
is implemented in a conventional 3T APS, while further
investigation can also make it enable to implement the in-pixel
chopping inside a 4T active pixel sensor.
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